

# Dynamic Analysis of the Negative OFF-State Current in Thin-film Transistors

Wenxing Huo<sup>1</sup>, Rui Zhu, Zengxia Mei, Zuyin Han, Tao Wang, Yanxin Sui, Huili Liang, and Xiaolong Du

**Abstract**—Negative drain currents under positive drain-to-gate voltage were found in the OFF-state transfer curves of thin-film transistors (TFTs). A dynamic model was developed, by accounting for capacitances, to interpret the phenomenon. The capacitor discharging during gate voltage sweeping leads to the negative currents. Test conditions and intrinsic device parameters affect the existence of this phenomenon, which is verified by our experimental results of InGaZnO TFTs.

**Index Terms**—Dynamic model, thin-film transistors (TFTs).

## I. INTRODUCTION

**A**MORPHOUS oxide semiconductor (AOS)-based thin-film transistor (TFT) is widely investigated in the field of next-generation displays and flexible electronics [1]. Intriguingly, the novel OFF-state current phenomenon of InGaZnO (IGZO) TFTs was found in our previous study [2]. The transfer curves are redrawn in logarithmic [Fig. 1(a)] and linear coordinates [Fig. 1(b)], respectively. It is found that two minima of the drain current ( $I_D$ ) appear in the forward gate voltage ( $V_G$ ) sweeping transfer curve, one close to  $-7$  V and another 0 V, as shown in Fig. 1(a). Fig. 1(b) shows that  $I_D$  gradually changes from positive to negative as  $V_G$  increases, which occurs around  $-7$  V.  $I_D$  will turn back to positive again when  $V_G$  reaches the turn-on voltage (0 V here). In the case of logarithmic coordinate [Fig. 1(a)], two minima are

Manuscript received August 21, 2019; revised September 16, 2019; accepted October 3, 2019. Date of publication October 29, 2019; date of current version November 27, 2019. This work was supported by the National Natural Science Foundation of China under Grant 11675280, Grant 11674405, Grant 61874139, and Grant 11875088. The review of this article was arranged by Editor R. M. Todi. (Wenxing Huo and Rui Zhu contributed equally.) (Corresponding authors: Zengxia Mei; Xiaolong Du.)

W. Huo, R. Zhu, Z. Han, T. Wang, and Y. Sui are with the Key Laboratory for Renewable Energy, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China, and also with the School of Physical Sciences, University of Chinese Academy of Sciences, Beijing 100049, China.

Z. Mei and H. Liang are with the Key Laboratory for Renewable Energy, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China (e-mail: zxmei@iphy.ac.cn).

X. Du is with the Key Laboratory for Renewable Energy, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China, and also with the Songshan Lake Materials Laboratory, Dongguan, Guangdong 523808, China (e-mail: xldu@iphy.ac.cn).

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2019.2945845




Fig. 1. Novel OFF-state current phenomenon in transfer curves of IGZO TFTs. (a) Logarithmic coordinate. (b) Linear coordinate (data redrawn from [2]).

naturally seen due to the use of absolute values of  $I_D$ , which clearly mark the current polarity conversions. On the other hand, the gate current ( $I_G$ ) demonstrates opposite polarity to  $I_D$ .

This phenomenon not only appears in IGZO TFTs but also in ZnO TFTs fabricated on the thin copper substrate [3]. In fact, similar phenomena have been observed in previous publications, as shown in Fig. 2, where the channel materials are oxide [4], organic [5], MoS<sub>2</sub> [6], and nanocrystalline-Si [7]. The OFF-state  $I_D$  in Fig. 2(a) and (b) shows the same minima as those in Fig. 1(a). The blank regions with negative  $V_G$  in Fig. 2(c) and (d) are the negative currents hidden by the logarithmic coordinate transformations. The positive drain voltage ( $V_D$ ) and negative  $V_G$  in these cases will not lead to negative  $I_D$  and positive  $I_G$ . This phenomenon exists extensively but seems ignored.

TFT device modeling is helpful for understanding the device physics and optimizing the device performance. Basically, most of the existing models for oxide TFTs focus on the ON-state current [8]–[15]. Jeong and Hong investigated the OFF-current by using ATLAS 2-D device simulator and revealed its dependence on the active layer thickness due to Fermi-level pinning [16]. The off-leakage current of hydrogenated amorphous Si TFTs was attributed to back channel




Fig. 2. Similar phenomena in other references. (a) Cu<sub>2</sub>O TFT [4]. (b) 6,13-bis(triisopropylsilylethynyl) pentacene organic TFT [5]. (c) Multilayer MoS<sub>2</sub> TFT [6]. (d) Nanocrystalline-Si TFT [7].




Fig. 3. Dynamic TFT equivalent circuit model in the OFF state.

conduction and Pool–Frenkel emission [17]. However, these static models cannot explain the unusual negative OFF-state drain current. A large-signal dynamic model was developed by accounting for capacitances [18], but it was only applied to the ON-state current. Herein, we develop a dynamic model to explore the mechanism beyond the novel OFF-state current and analyze the affecting factors.

## II. RESULTS AND DISCUSSION

Although the dynamic ON-state model cannot be obtained by simply adding capacitors between gate and drain–source, it is feasible for the dynamic model to be used in OFF-state condition, as shown in Fig. 3. Note that the bottom-gate staggered TFT structure is used to extract the model, whereas the influence of TFT structure on the negative current phenomenon is negligible. Two nonideal issues are taken into account in the dynamic equivalent circuit model by adding resistances:  $R_D/R_S$  for series contact resistance and  $R_{GD}/R_{GS}$  for gate insulator leakage. The value of capacitor between gate and drain,  $C_{GD}$ , keeps constant in OFF-state at low frequencies [19]. The OFF-state channel current from drain to source for IGZO TFTs (50  $\mu\text{A}/\mu\text{m}$  at 85 °C) [20] is negligible compared to the measurement limit ( $\sim 10\text{--}17$  A for Keithley 4200 with preamplifier).  $V_D$  is set to a constant value for transfer curves. The source is grounded. The gate voltage  $v_G(t)$  sweeps from a relatively large initial value  $v_G(0)$  (negative for

forward direction) with a constant rate  $A$  (positive for forward direction)

$$v_G(t) = v_G(0) + At. \quad (1)$$

The capacitors are regarded as “open” in the initial state ( $t = 0$ ), giving initial values of capacitor voltage  $u_C$  and capacitor current  $i_C$  as

$$u_C(0) = (V_D - v_G(0)) \times \frac{R_{GD}}{R_{GD} + R_D}, \quad i_C(0) = 0. \quad (2)$$

According to Kirchhoff’s current law, the dynamic drain current  $i_D(t)$  can be described by the sum of the dynamic currents through the gate-to-drain capacitor  $i_C(t)$  and resistance  $i_R(t)$

$$i_D(t) = i_C(t) + i_R(t) \quad (3)$$

where

$$i_C(t) = C_{GD} \times \frac{du_C(t)}{dt} \quad (4)$$

$$i_R(t) = \frac{u_C(t)}{R_{GD}}. \quad (5)$$

$i_D(t)$  can also be described by

$$i_D(t) = \frac{V_D - u_C(t) - v_G(t)}{R_D}. \quad (6)$$

Substituting (1) and (4)–(6) into (3), we obtained (7) as follows:

$$\frac{V_D - u_C(t) - v_G(0) - At}{R_D} = \frac{u_C(t)}{R_{GD}} + C_{GD} \times \frac{du_C(t)}{dt}. \quad (7)$$

By solving this linear differential equation, the expression of  $u_C(t)$  is obtained as follows:

$$u_C(t) = (V_D - v_G(0) - At) \times \frac{R_{GD}}{R_{GD} + R_D} + AR_D C_{GD} \times \left( \frac{R_{GD}}{R_{GD} + R_D} \right)^2 + C_1 \exp\left(-\frac{R_{GD} + R_D}{R_{GD} R_D C_{GD}} t\right) \quad (8)$$

where  $C_1$  is an integration constant. Setting the initial condition in (2),  $C_1$  is calculated as follows:

$$C_1 = -AR_D C_{GD} \times \left( \frac{R_{GD}}{R_{GD} + R_D} \right)^2. \quad (9)$$

Then

$$u_C(t) = (V_D - v_G(0) - At) \times \frac{R_{GD}}{R_{GD} + R_D} + AR_D C_{GD} \times \left( \frac{R_{GD}}{R_{GD} + R_D} \right)^2 \times \left( 1 - \exp\left(-\frac{R_{GD} + R_D}{R_{GD} R_D C_{GD}} t\right) \right). \quad (10)$$

Substituting (10) into (6), the expression of  $i_D(t)$  is obtained as follows:

$$i_D(t) = \frac{(V_D - v_G(0) - At)}{R_{GD} + R_D} - AC_G \times \left( \frac{R_{GD}}{R_{GD} + R_D} \right)^2 \times \left( 1 - \exp\left(-\frac{R_{GD} + R_D}{R_{GD} R_D C_{GD}} t\right) \right). \quad (11)$$

$i_D(t)$  can be regarded as the difference between two items: the former is the current when the capacitor is not considered




Fig. 4. Verification of the effect of different factors on the OFF-state current. (a) Capacitor  $C_{GD}$ . (b) Drain voltage  $V_D$ . (c) Initial gate voltage  $v_G(0)$ . (d) Sweeping rate  $A$ .

and the latter is the current caused by capacitor discharging. Since  $A > 0$ , the latter is positive and increases with  $t$ , while the former decreases with  $t$ . Therefore,  $i_D(t)$  is a decreasing function of  $t$ . When the latter is larger than the former,  $i_D(t)$  will turn into negative values.

Equation (11) indicates that  $i_D(t)$  is affected by many factors, and it is necessary to clarify their individual effect. Generally,  $R_D \ll R_{GD}$ , (11) could be simplified to

$$i_D(t) = \frac{(V_D - v_G(0) - At)}{R_{GD}} - AC_{GD} \times \left( 1 - \exp\left(-\frac{1}{R_D C_{GD}} t\right) \right). \quad (12)$$

There are six factors that can be divided into two categories: test condition parameters  $V_D$ ,  $v_G(0)$ , and  $A$ ; intrinsic device parameters  $R_{GD}$ ,  $R_D$ , and  $C_{GD}$ . We choose the value of  $i_D$  at a certain time  $t = t_1$ , then  $v_G(t_1) = v_G(0) + At_1$ . Eliminating  $t$  in (12),  $i_D$  is transformed into

$$i_D = \frac{(V_D - v_G(t_1))}{R_{GD}} - AC_{GD} \times \left( 1 - \exp\left(-\frac{v_G(t_1) - v_G(0)}{R_D A C_{GD}}\right) \right). \quad (13)$$

Note that all factors are positive except  $v_G(0)$ . Through simple mathematical analysis,  $i_D$  is deduced to monotonically decrease with respect to  $R_{GD}$ ,  $C_{GD}$ , and  $A$ , but monotonically increase with respect to  $R_D$ ,  $V_D$ , and  $v_G(0)$ , respectively. That is,  $i_D$  is more likely to turn into negative with larger  $R_{GD}$ ,  $C_{GD}$ ,  $A$  and smaller  $R_D$ ,  $V_D$ ,  $v_G(0)$ .

Larger  $R_{GD}$  and  $C_{GD}$  indicate better insulation and fewer dielectric/channel interface defects, while smaller  $R_D$  means better contact between drain and channel. Therefore, better TFT parameters are easier to cause the negative OFF-state  $i_D$ . That is why, the annealing process affects the OFF-state current of IGZO TFTs on Mica [21]. Annealing eliminates the interface defects and decreases contact resistance, so the negative OFF-state  $i_D$  becomes more and more significant as annealing temperature increases. The effect of  $C_{GD}$ ,  $V_D$ ,  $v_G(0)$ , and  $A$  can be verified by experiment, as shown in Fig. 4, where the devices are the same with those in [2] except for a thicker  $\text{Al}_2\text{O}_3$  layer of 100 nm.

First, we verify the effect of  $C_{GD}$  by comparing IGZO TFTs with a different thickness of  $\text{Al}_2\text{O}_3$ , as shown in Fig. 4(a).

$C_{GD}$  is inversely proportional to dielectric thickness. IGZO TFT with 30-nm  $\text{Al}_2\text{O}_3$  demonstrates an earlier starting and broader region of negative  $i_D$  than that with 100-nm  $\text{Al}_2\text{O}_3$ . Although the thinner dielectric thickness also decreases  $R_{GD}$ , the effect may be not be significant as  $C_{GD}$ . The effect of  $V_D$  on  $i_D$  is shown in Fig. 4(b). The transition of  $i_D$  to negative values gradually disappears as the drain voltage increases. Fig. 4(c) presents the transfer curves with different  $v_G(0)$ . As  $v_G(0)$  increases from  $-20$  to  $-3$  V, the transition of  $i_D$  occurs much later, even disappears. Fig. 4(d) shows the transfer curves with different sweeping rates, which are given by three modes of Keithley 4200: fast with  $A = 0.22$  V/s, normal with  $A = 0.11$  V/s, and quiet with  $A = 0.03$  V/s. The negative  $i_D$  in OFF state exhibits an earlier transition and larger absolute values as  $A$  increases. The ON-state drain current is independent of the values of  $v_G(0)$  or sweeping rates. All these results are consistent with the above conclusion derived.

The ON/OFF ratio is typically extracted from the transfer curve by dividing the maximum with the minimum drain current [1]. However, the existence of negative drain current causes confusion during the extraction. The minimum only represents the polarity conversion and its values almost reach the detection limit. Changes in test conditions can also cause its variations of more than an order of magnitude, as shown in Fig. 4(d). The definition of the ON/OFF ratio should be adopted with great carefulness.

### III. CONCLUSION

We have successfully developed a dynamic model to explain the uncommonly mentioned negative OFF-state drain current in the transfer curve of TFTs. The negative drain current originates from the discharging of gate-to-drain capacitor. The existence of this phenomenon is affected by the contact resistance, gate-to-drain resistance and capacitance, drain voltage, initial gate voltage, and sweeping rates, which is proved by model analysis and experiments. This dynamic model provides a better understanding toward the measurement and analysis of TFTs.

### REFERENCES

- [1] L. Petti *et al.*, and G. Tröster, "Metal oxide semiconductor thin-film transistors for flexible electronics," *Appl. Phys. Rev.*, vol. 3, no. 2, Jun. 2016, Art. no. 021303. doi: 10.1063/1.4953034.
- [2] W. Huo *et al.*, "Effects of active layer thickness on performance and stability of dual-active-layer amorphous InGaZnO thin-film transistors," *Chin. Phys. B*, vol. 28, no. 8, 2019, Art. no. 87302. doi: 10.1088/1674-1056/28/8/087302.
- [3] W. Huo *et al.*, "Flexible ZnO thin-film transistors on thin copper substrate," *IEEE Trans. Electron Devices*, vol. 65, no. 9, pp. 3791–3795, Sep. 2018. doi: 10.1109/TED.2018.2859277.
- [4] I.-J. Park *et al.*, "Bias-stress-induced instabilities in P-type  $\text{Cu}_2\text{O}$  thin-film transistors," *IEEE Electron Device Lett.*, vol. 34, no. 5, pp. 647–649, May 2013. doi: 10.1109/LED.2013.2253758.
- [5] J.-H. Kwon *et al.*, "Hysteresis effects by source/drain interdigitated-finger geometry in 6,13-bis(triisopropylsilyl)ethynyl)pentacene thin-film transistors," *Electrochem. Solid-State Lett.*, vol. 12, no. 8, pp. H285–H287, Jan. 2009. doi: 10.1149/1.3131744.
- [6] S. Kim *et al.*, "High-mobility and low-power thin-film transistors based on multilayer  $\text{MoS}_2$  crystals," *Nature Commun.*, vol. 3, Aug. 2012, Art. no. 1011. doi: 10.1038/ncomms2018.
- [7] M. Hara, "High mobility bottom gate nanocrystalline-Si thin-film transistors," *Thin Solid Films*, vol. 519, no. 11, pp. 3922–3924, Mar. 2011. doi: 10.1016/j.tsf.2011.01.283.

- [8] F. M. Hossain *et al.*, "Modeling and simulation of polycrystalline ZnO thin-film transistors," *J. Appl. Phys.*, vol. 94, no. 12, pp. 7768–7777, Oct. 2003. doi: [10.1063/1.1628834](https://doi.org/10.1063/1.1628834).
- [9] M. M. Billah, M. M. Hasan, M. Chun, and J. Jang, "TCAD simulation of dual-gate a-IGZO TFTs with source and drain offsets," *IEEE Electron Device Lett.*, vol. 37, no. 11, pp. 1442–1445, Nov. 2016. doi: [10.1109/LED.2016.2611058](https://doi.org/10.1109/LED.2016.2611058).
- [10] J. Martins, P. Barquinha, and J. Goes, "TCAD Simulation of Amorphous Indium-Gallium-Zinc Oxide Thin-Film Transistors," in *Technological Innovation for Cyber-Physical Systems*. Cham, Switzerland: Springer, 2016, pp. 551–557. doi: [10.1007/978-3-319-31165-4\\_52](https://doi.org/10.1007/978-3-319-31165-4_52).
- [11] O. Moldovan *et al.*, "A compact model and direct parameters extraction techniques for amorphous gallium-indium-zinc-oxide thin film transistors," *Solid-State Electron.*, vol. 126, pp. 81–86, Dec. 2016. doi: [10.1016/j.sse.2016.09.011](https://doi.org/10.1016/j.sse.2016.09.011).
- [12] J. I. Kim *et al.*, "Modeling of asymmetric degradation based on a non-uniform electric field and temperature in amorphous In–Ga–Zn–O thin film transistors," *Semicond. Sci. Technol.*, vol. 32, no. 3, 2017, Art. no. 035017. doi: [10.1088/1361-6641/aa59a6](https://doi.org/10.1088/1361-6641/aa59a6).
- [13] T. Qin, C. Liao, S. Huang, T. Yu, and L. Deng, "Analytical drain current model for symmetric dual-gate amorphous indium gallium zinc oxide thin-film transistors," *Jpn. J. Appl. Phys.*, vol. 57, no. 1, Nov. 2017, Art. no. 014301. doi: [10.7567/JJAP.57.014301](https://doi.org/10.7567/JJAP.57.014301).
- [14] K. A. Stewart, V. Gouliouk, J. M. McGlone, and J. F. Wager, "Side-by-side comparison of single- and dual-active layer oxide TFTs: Experiment and TCAD simulation," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 4131–4136, Oct. 2017. doi: [10.1109/TED.2017.2743062](https://doi.org/10.1109/TED.2017.2743062).
- [15] W. Deng, J. Fang, X. Wei, W. Wu, and J. Huang, "A core compact model for IGZO TFTs considering degeneration mechanism," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1370–1376, Apr. 2018. doi: [10.1109/TED.2018.2801025](https://doi.org/10.1109/TED.2018.2801025).
- [16] J. Jeong and Y. Hong, "Debye length and active layer thickness-dependent performance variations of amorphous oxide-based TFTs," *IEEE Trans. Electron Devices*, vol. 59, no. 3, pp. 710–714, Mar. 2012. doi: [10.1109/TED.2011.2180908](https://doi.org/10.1109/TED.2011.2180908).
- [17] P. Servati and A. Nathan, "Modeling of the static and dynamic behavior of hydrogenated amorphous silicon thin-film transistors," *J. Vac. Sci. Technol. A, Vac. Surf. Films*, vol. 20, no. 3, pp. 1038–1042, Mar. 2002. doi: [10.1116/1.1472427](https://doi.org/10.1116/1.1472427).
- [18] J. F. Wager and B. Yeh, "Chapter nine—Oxide thin-film transistors: Device physics," in *Semiconductors and Semimetals*, vol. 88, B. G. Svensson, S. J. Pearton, and C. Jagadish, Eds. Amsterdam, The Netherlands: Elsevier, 2013, pp. 283–315. doi: [10.1016/B978-0-12-396489-2.00009-6](https://doi.org/10.1016/B978-0-12-396489-2.00009-6).
- [19] M. Kimura, T. Nakanishi, K. Nomura, T. Kamiya, and H. Hosono, "Trap densities in amorphous-InGaZnO<sub>4</sub> thin-film transistors," *Appl. Phys. Lett.*, vol. 92, no. 13, Mar. 2008, Art. no. 133512. doi: [10.1063/1.2904704](https://doi.org/10.1063/1.2904704).
- [20] Y. Sekine, K. Furutani, Y. Shionoiri, K. Kato, J. Koyama, and S. Yamazaki, "(Invited) success in measurement the lowest off-state current of transistor in the world," *ECS Trans.*, vol. 37, no. 1, pp. 77–88, Jun. 2011. doi: [10.1149/1.3600726](https://doi.org/10.1149/1.3600726).
- [21] W. Huo *et al.*, "Flexible transparent InGaZnO thin-film transistors on muscovite mica," *IEEE Trans. Electron Devices*, vol. 66, no. 5, pp. 2198–2201, May 2019. doi: [10.1109/TED.2019.2902346](https://doi.org/10.1109/TED.2019.2902346).